

Application Performance Tuning (An Overview) **Dr Simon See High-Performance and Technical Computing Asia Pacific Science and Technology Center** Sun Microsystems Inc


Java Technology Workshop September 25th, 2003

Material is developed by Ruud Van Pas

Outline

□ Introduction

- The Memory Hierarchy
- Single Processor Performance
 - The Sun Compilers
 - The Sun Performance Analyzer
 - Serial Optimization Techniques
- Parallelization
 - Introduction Parallelization
 - The SunFire Server Architecture
 - Automatic Parallelization by the Sun Compilers
 - Explicit Parallelization with OpenMP



Terminology/1



Mflop/s

Performance

Tunina

- Mflop/s = Million Floating Point operations/second
- Popular metric for performance
- Calculate by counting flops and divide by execution time
- Requires that one knows how many flops are performed

Example:

Floating point operations : 2*1000000 = 2000000Execution time: 4 seconds

Performance = 1.0E-06*(200000)/4 = 0.5 Mflop/s


Performance **Terminology**/2



□ Cycles

- **Processor cycles** (in nanoseconds)
- Typically gives us a best-case scenario
- Pragma
 - #pragma "information to the C compiler"
 - !\$directive "information to the Fortran compiler"
- Memory footprint
 - How much memory is used by the application ?

Tunina








□ *N-way superscalar*:

• Execute N instructions at the same time

□ This is also called <u>Instruction Level Parallelism</u> (ILP)



- The hardware has to support this, but it is up to the software to take advantage of it
- Often there are restrictions which instructions can be "bundled"
- These are documented in the Architecture Reference Manual for the microprocessor






Performance Tuning

About Memory





- □ Memory plays a crucial role in performance
- Not accessing memory in the right way will degrade performance on all computer systems
- □ The extent of the degradation depends on the system
- Knowing more about some of the relevant memory characteristics will help you to write code such that the problem will be non-existent, or at least minimal




Performance **About Caches and Memory** 11








Copyright©2003 Sun Microsystems



Note that Solaris on SPARC uses a TSB in memory that acts as a buffer for the TLB

Performance **Performance Is Not Uniform**




Tuning

Performance Example - 13th deg. polynomial 15



for (i=0; i<vlen; i++)</pre> p[i] = c[0] + q[i]*(c[1] + q[i]*(c[2] + q[i]*(c[3]




- This operation is <u>CPU</u> bound i.e. there are many more floating point operations than memory references
- The system realizes over 98% of the absolute peak performance !
- Note the start-up effect and the performance drop for larger problems

SF6800 - USIII Cu@900MHz			
L1 cache	:	64 KByte	
L2 cache	:	8 MByte	
Peak speed	:	1800 Mflop/s	

Tunina

Performance **Example - Vector addition**





- This operation is memory bound i.e. there are more memory references than floating point operations
- The system realizes close to the theoretical peak performance for this operation (=16% of absolute peak)
- Note the start-up effect and the performance drop for larger problems

SF6800 - USIII Cu@900MHz			
L1 cache	:	64 KByte	
L2 cache	:	8 MByte	
Peak speed	:	1800 Mflop/s	

Tuning

Performance **Example - Vector divide**



for (i=0; i<vlen; i++)</pre> p[i] = q[i] / r[i];55 53 50 L1-cache 48 limit 45 [>]erformance (Mflop/s) 43 L2-cache 40 limit 38 35 33 30 28 25 23 20 18 15 13 10 0 10 100 1000 10000 100000 1 1000000 Memory Footprint (KByte)

- This operation is latency bound i.e. the cost of the instruction outweighs the cost of fetching data (if the data is close enough to the processor)
- The division is an example of a nonpipelined, long latency operation
- Can be overlapped with other floating point operations


Cu	@900MHz
:	64 KByte
:	8 MByte
:	1800 Mflop/s

Tunina





Performance Tuning



Performance **Prefetch on US-III Cu** 20




The Sun compilers support software prefetch:

- Automatic Compiler does a best effort
 - Use -xprefetch=yes and (optionally)
 - ✓ -xprefetch level=<u>n</u> (<u>n</u>=1, 2 or 3)
- Explicit User tells the compiler what to prefetch
 - Through function calls (C and C++) and directives (Fortran)
- Combination of both


□ Need UltraSPARC-III Cu for this

If data is already 'close by', prefetch may slow down the application

Performance Prefetch - 13th deg. polynomial 21



p[i] = c[0] + q[i]*(c[1] + q[i]*(c[2] + q[i]*(c[3] + q[i])*(c[3] + q[i



- **Re-compiled with** automatic prefetch enabled
- Performance for L1 resident problem sizes is the same
- For larger problem sizes, automatic prefetch is a big win !

SF6800 - USIII Cu@900MHz			
L1 cache	:	64 KByte	
L2 cache	:	8 MByte	
Peak speed	:	1800 Mflop/s	


Tuning


take it to the nth

Performance **Prefetch - Vector addition** 22

for (i=0; i<vlen; i++)</pre>








- **Re-compiled with** automatic prefetch enabled
- Performance for L1 resident problem sizes is less if prefetch is used
- For larger problem sizes, automatic prefetch gives a significant performance improvement

SF6800 - USIII Cu@900MHz			
L1 cache	:	64 KByte	
L2 cache	:	8 MByte	
Peak speed	:	1800 Mflop/s	

Performance **Prefetch - Vector divide** 23






- **Re-compiled with** automatic prefetch enabled
 - Performance for L1 resident problem sizes is the same
 - For L2 resident problem sizes, the improvement is noticeable
 - For larger problem sizes, automatic prefetch gives a dramatic performance improvement !

SF6800 - USIII Cu@900MHz			
L1 cache	:	64 KByte	
L2 cache	:	8 MByte	
Peak speed	:	1800 Mflop/s	




The UltraSPARC-III Cu Microprocessor



Performance Tuning

Performance **US-III Cu Functional Units** Tuning 25






Interconnect

Performance **US-III Cu Block Diagram** 26






Interconnect







^{Performance} ^{Tuning} US-III/US-III Cu: 4-way superscalar Superscalar take it to the microsystems

□ Six execution pipelines:

- A0&A1 Two integer arithmetic and logical pipelines
- BR Branch pipeline
- MS Load/store pipeline (also handles special instructions)
- FGM FP multiply pipeline (also handles VIS instructions)
- FGA FP add pipeline (also handles VIS instructions)

□ Execute up to 4 instructions in parallel (2 IEU + 2 FPU)

□ Floating Point Peak Performance is 2*Speed in MHz:

- 750 MHz: 1.5 Gflop/s
- 900 MHz: 1.8 Gflop/s
- 1050 MHz: 2.1 Gflop/s
- 1200 MHz: 2.4 Gflop/s

Performance Tuning 29


UltraSPARC Cache Evolution



	<u>Feature</u>	<u>US-II</u>	<u>US-III</u>	<u>US-III Cu</u>
	L1 cache (KB)	16 (1-way)	64 (4-way)	64 (4-way)
	l-cache (KB)	16 (2-way)	32 (4-way)	32 (4-way)
	E-cache (MB)	8 (1-way)	8 (1-way)	8 (2-way)
	D-TLB entries	64 (fully ass.)	512 (2-way) 16 (fully ass.)	512 (2-way, t8_0) 16 (fully ass.) 512 (2-way, t8_1)
	I-TLB entries	64 (fully ass.)	128 (2-way) 16 (fully ass.)	128 (2-way) 16 (fully ass.)
	Prefetch cache (KB)	n.a.	n.a.	2 (4-way)
	Write cache (KB)	n.a.	2 (4-way)	2 (4-way)

Performance **US-III Cu Memory Hierarchy** 30







Memory Access (The Good, The Bad and the Ugly)


Performance Tuning



Cache lines




For good performance, it is crucial to use the cache(s) in the intended (=optimal) way




□ Recall that the unit of transfer is a cache "line"

□ A cache line is a linear structure i.e. it has a fixed length (in bytes) and a starting address in memory



Performance **Memory Access** 33






Tuning

□ Memory has a 1D, linear, structure


Access to multi-dimensional arrays depends on the way data is stored


□ This is language dependent:



Performance **Bad Memory Access (C)** 34








RvdP/V1.0

Application Performance Tuning - An Overview

Copyright©2003 Sun Microsystems

Performance **Comparison US-III and US-III Cu** 36



RvdP/V1.0

Tuning


Application Performance Tuning - An Overview

Copyright©2003 Sun Microsystems

take it to the nth


Performance The effect of -xprefetch=yes 37





Performance Nothing is uniform 38





- Very often we do not see the clock ratio
- ✓ It is either higher or lower
- The row version without prefetch is slower on the SF6800 for large problems (higher memory latency)
- Using prefetch on the row version, the SF6800 is much faster on large problems
- The column version takes advantage of the larger TLB capacity in the US-III Cu processor

Performance More about the TLB cache 39




Total mapping capacity = #TLB entries * Page Size

For example: 512 entries @ 8KB => 4 MB

□ If an application suffers from excessive TLB misses:

- Use UltraSPARC-III Cu
- Use Solaris 9 with large page support:
 - The ppgsz command is your friend
 - Total capacity using large pages is 2 GB !
 - The pagesize command (with the -a option) will show you which page size(s) your system supports
 - The pmap command can be used to check which page size(s) the application is using


Performance Using large pages with ppgsz * 40




microsystem take it to the nth

Performance **Doing The Right Thing Helps** 41










Performance Tuning

42

Intro Performance Tuning

Performance **Performance Factors**





Tuning

43

Performance Tuning 44

Assembly Listing Example




				• • • •		••••
/*	0x0820	79	(139	143)	*/	faddd % f38,%f62,%f28
/*	0x0824	143	(139	159)	*/	fdivd %f18,%f26,%f62
/*	0x0828	0	(139	140)	*/	add %17,%05,%05
/*	0x082c	0	(140	141)	*/	prefetch [%05+128],0
/*	0x0830	62	(141	143)	*/	ld [%fp-1080],%i0
/*	0x0834	0	(142	144)	*/	ld [%fp-1104],%o4
/*	0x0838	127	(142	146)	*/	fmuld %f22,%f32,%f32
/*	0x083c	124	(143	147)	*/	ldd [%fp-368],%f22
/*	0x0840	0	(144	146)	*/	ld [%fp-1024],%o5
/*	0x0844	0	(144	145)	*/	add %g3,%o4,%o4
/*	0x0848	0	(145	146)	*/	prefetch [%04+128],2
/*	0x084c	62	(146	150)	*/	ldd [%g4+%i0],%f38
/*	0x0850	0	(146	147)	*/	add %17,%05,%05
/*	0x0854	0	(147	148)	*/	prefetch [%05+128],0
/*	0x0858	39	(148	150)	*/	ld [%fp-1116],%i0
/*	0x085c	0	(149	151)	*/	ld [%fp-1032],%o4
/*	0x0860	0	(150	152)	*/	ld [%fp-1120],%o5
/*	0x0864	39	(151	155)	*/	ldd [%g4+%i0],%f40

. . . .







Execution time T = Ti + Td


- *Ti* = *Time to execute the instructions Td* = *Time to move data in and out*
- $Ti = \Sigma instructions * (# cycles/instruction)$
- *Td* = *∑memops* * (# cycles/memop)

All these 4 components may be influenced through optimization techniques

Instruction Execution Time Performance 46



Feature	Benefit	Req hw	uires sw
superscalar	less cycles/inst	+	+
modulo scheduling	more superscalar	-	+
code tuning	less instructions	-	+



Four Different Ways To Optimize

- Operating System features
 - Effort: nothing, just use them
- Faster libraries
 - Effort: relink your application
- □ The compiler
 - Effort: read
- Source code changes
 - Effort: "unlimited"


In practice one tends to use a combination of all of these four

Performance Tuning 49

The Solaris Operating System



Large Pages



- Single Thread Library
- Multi-threaded malloc

Memory Placement Optimization

•••••

Performance **Faster Libraries** 50



□ Faster intrinsics

- Examples: libmopt and libmvec
- Additional options to support this are available

□ The Sun Performance Library

- Available in Fortran and C
- Highly tuned versions of BLAS 1-3, LAPACK
- Optimized Fast Fourier Transforms
- Many routines have been parallelized for shared memory



The Sun Compilers

(Sun ONE Studio Compiler Collection)



Performance Tuning


51

ormance ng		oper	Collection Portal				
52	🎯 Bookmarks 🧔 Ne	tsite: http://dev	velopers.sun.com/				
	🗶 Members 🥒 WebMail	2 Connections	; 🥒 BizJournal 🥒 SmartUpdate 🥒 Mktplace				
	Java	The Source for Developers » Products & Technologies » Technical Topics					
	The Source for Developers		developers.su	n.com			
	Products & Technologies	Technical Topic	S	Developer Resources			
Ť	→ Java Technology J2EE J2SE J2ME 	your productivity	ics organize advice, best practices, and other resources to enhance , provide information about our products and technologies, and help al business and computing problems.	 Downloads APIs Documentation FAQs 			
	- Java Card	→ Identity	→ Web Services	 Code Samples & Apps BluePrints 			
	 XML Other Technologies 	→ Security	→ Globalization	 Technical Articles & Tips 			
	→ Operating Systems - Solaris - Linux	→ Mobility → Desktop	Emerging Technologies Compiler Collection	 White Papers Case Studies Learning Resources 			
	→ Development Tools	What's New		Related Links			
	Development Tools Java Tools Compiler Collection Developer Edition Web & Directory Servers		June 2003 W Sun Developer Network. Take advantage of the tools, technologies, and expertise necessary to support your entire development lifecycle from initial planning to product release. » Read more	Sun Resources - Sun Open Source - Download Center - Tech Support - Product Documentation			
	 Identity Server Web Server Directory Server Portal Server 	paper describes l	Sun ONE Web Services Platform Developer Edition, Part 1. This how to use Java API for XML-based remote procedure calls (JAX-RPC)	 Training System Administration 			
	» See all → Application & Integration	 Read more 	oplication Server 7 and Sun ONE Studio 4, Update 1, Enterprise Edition.	JavaOne Conference The JavaOne Pavilion at the JavaOne Conference,			
	Servers	Community		features the latest products and technologies			
r	- Application Server		-	from leading companies.			
vdP/V1.0	a 100%		Application Performance Tuning - An Overview	Copyright©2003 Sun Micro			



Solaris is a 64-bit OS






□ Solaris 7 (and above) is a full 64-bit operating system

Implication: the address space of a single application can be larger than 4 GB

32-bit apps	64-bit apps		
32-bit libs	64-bit libs		
64-bit drivers			
64-bit	<mark>kernel</mark>		

Performance Address =/= Data ! 55





- Sun systems are 'byte addressable'
- This means that memory can be accessed at the byte level
- The size of the data type can range from 1 byte to 16 bytes
- This means that for an 'n' sized data type, the next element is 'n' bytes further
- This increment has nothing to do with the size of the address (32-bit or 64-bit)

Performance Tuning 56

ILP32 and LP64



<u>C data type</u>	<u>ILP32</u>	<u>LP64</u>
	(bits)	(bits)
char	8	same
short	16	same
int	<i>32</i>	same
long	<i>32</i>	64
long long	64	same
pointer	<i>32</i>	64
enum	<i>32</i>	same
float	<i>32</i>	same
double	64	same
long double	128	same

About aliasing



□ This function very much looks like a vector update:

```
void vadd(int n, float *p, float *q, float *r)
{
    int i;
    for (i=0; i<n; i++)
        *p++ = *q++ + *r++;
}</pre>
```

However, the C compiler has to assume p, q and r overlap

□ This is referred to as "the aliasing problem"

Only the programmer will know whether this overlap is true or not


Performance About overlap/1 58



```
void vadd(int n, float *p, float *q, float *r)
{
   for (i=0; i<n; i++)</pre>
       *p++ = *q++ + *r++;
}
  (void) vadd(n, &a[1], &a[0], &r[0])
   void vadd(n, &a[1], &a[0], &r[0])
   {
      for (i=0; i<n; i++)</pre>
           a[i+1] = a[i] + r[i];
   }
```

Performance Tuning 59 About overlap/2





Use the -xrestrict option if pointers do <u>not</u> overlap*

*) One can also use a pragma for this

Aliasing



The example just shown is a classical aliasing problem

The C compiler <u>has to assume</u> that different pointers may overlap *

- Correct, but non-optimal, code will be generated
- The programmer may know that there is no overlap

□ How to inform the compiler there is no overlap:


- Use the -xrestrict option
- Put a pipeloop pragma/directive in the source

However, remember that you are then responsible that the underlying assumption is not violated !

*) Note that in Fortran this would be illegal if the names of the arrays are different

Performance The -fast macro expansion





Tuning

61

Performance Instruction set and chip 62



□ For best performance, one should:

- Use the most powerful SPARC Architecture Instruction Set available today (-xarch option)
 - Impacts performance and <u>backward</u> compatibility
- Ask the compiler to tune for the UltraSPARC-II (or III) processor (-xchip option)

Impacts performance only

The compiler takes defaults for this *, but we recommend to specify this explicitly

*) The compiler defaults depend on the system that you compile on

Performance **Minimal Effort** 63




In general, one obtains very good performance out of the Sun compilers by just using 3 options on the compile and link line:

For the UltraSPARC-III Cu processor:

-fast -xchip=ultra3cu -xarch=v8plusb (32-bit addressing) -fast -xchip=ultra3cu -xarch=v9b (64-bit addressing)

- The -fast option is a macro that expands to a series of options
- Purpose of -fast is to give you very good performance with just one single option
- Works fine for many applications, but does make some assumptions. When in doubt whether this is acceptable, one is advised to check the documentation about the details.







Fragment from make file:

ISA	= -xarch=v8plusb
CHIP	= -xchip=ultra3cu
CACHE	= -xcache = 64/32/4:8192/512/2
FFLAGS	= $-fast \dots $ \$(ISA) \$(CHIP) \$(CACHE)

This will ensure that the settings desired are not implicitly overruled through the -fast option


Tuning 65 The effect of compiler optimizations Super take it to the nth






Performance Who Does What? 67






Performance Tuning 68 Example: Matrix * vector product Superior Su



Performance Matrix * vector - Unoptimized 69






Solaris 9

Tuning 70 Matrix * vector product - Optimized Superiors

Both versions perform more or less the same now !



Performance **Compiler Commentary**



Get information about the optimizations performed:

- Loop transformations (iropt phase)
- Instruction scheduling (cg phase)

How to get these messages:

- Add -g to the other compiler options you use
- Example: % cc -c -fast -xarch=v8plusb -g funcA.c

Two ways to display the compiler messages:

• Use the er_src command to display the messages on the screen

Example: % er src funcA.o

• Automatically shown in analyzer source window


Tunina

71

Performance Tuning 72 Example Compiler Optimizations

```
1. void mxv col(int m, int n, double <u>*a</u>, double *b, double *c)
                                       IRopt messages
  2.
     {
        int i, i;
  3.
  4.
Loop below fused with loop on line 10
        for (i=0; i<m; i++)</pre>
  5.
            a[i] = b[i*n]*c[0];
  6.
  7.
Loop below interchanged with loop on line 10
        for (j=1; j<n; j++)</pre>
  8.
  9.
Loop below interchanged with loop on line 8
Loop below fused with loop on line 5
                                            CG messages
10.
          for (i=0; i<m; i++)</pre>
Loop below pipelined with steady-state cycle count = 2
before unrolling
Loop below unrolled 8 times
Loop below has 2 loads, 0 stores, 4 prefetches, 1 FPadds,
               1 FPmuls, and 0 FPdivs per iteration
 11.
            a[i] += b[i*n+j]*c[j];
 12.
        }
 13. }
```


Matrix * vector: Sun Perf. Library




take it to the nth

Performance Tuning 74





The Sun Performance Analyzer



Tuning 76 The Performance Analyzer



Worldclass Product ! Very Easy To Use !

Supports multi-threaded programs

Uses statistical callstack sampling

- Clock-based
- Hardware counter-based: memory and cache counters
- Synchronization wait tracing


□ Offers top to bottom performance data:

- Routine level
- Statement level
- Instruction level
- Caller and callee level

□ All this information can be obtained in a single run !

Performance **Caller-callee info**





Tunina

Performance How To Use The Analyzer 78



- Works with unmodified binaries
- □ For the most complete information: recompile with -g

Three ways of using the Performance Analyzer* :

- Through the collect/analyzer commands:
 - % collect gather the performance data
 - % analyzer GUI to analyze the data
- Through the Integrated Development Environme
 - % runide.sh
- Through dbx (not covered here)

Optional: use the er_print command to analyze the data and get the information in ASCII format

*) The default path is /opt/SUNWspro/bin

The collect command/1



% collect

NOTE: SunOS 5.8 system "hpc" is correctly patched and set up for use with the Performance tools.

usage: collect <args> target <target-args>


```
Sun Performance Tools 7.1 Dev 2003/01/08
```

- -p <interval> specify clock-profiling Clock profiling interval range on this system = 0.500 - 1000.000 millisec.; resolution = 0.001 millisec.
- -s <threshold> specify synchronization wait tracing
- -H {on off} specify heap tracing
- -m {on off} specify MPI tracing

-h <counter>[,<interval>[<counter2>[,<interval2>]]] specify HW counter profiling If <counter2> is specified, <counter> and <counter2> must be on different registers For counters that count load or store instructions, if the counter name is preceeded by +, the collector attempts to determine the PC and virtual address of the triggering load or store; the + is ignored for counters not counting loads or stores

HW counters available for profiling:

```
CPU Cycles (cycles = Cycle cnt/*) 9999991 hi=1000003, lo=100000007
Instructions Executed (insts = Instr cnt/*) 9999991 hi=1000003, lo=100000007
I$ Misses (icm = IC miss/1) 100003 hi=10007, lo=1000003
D$ Read Misses (dcrm = DC rd miss/1) 100003 hi=10007, lo=1000003 ld
D$ Write Misses (dcwm = DC_wr_miss/1) 100003 hi=10007, lo=1000003 st
D$ Read Refs (dcr = DC rd/0) 1000003 hi=100003, lo=9999991 ld
D$ Write Refs (dcw = DC wr/0) 1000003 hi=100003, lo=9999991 st
E$ Refs (ecref = EC ref/0) 1000003 hi=100003, lo=9999991 ld-st
```



Performance

79

Tunina

Performance The collect command/2



-j {on off} specify Java profiling -x specify leaving the target waiting for a debugger attach -n dry run -- don't run target or collect performance data -y <signal>[,r] specify delayed initialization and pause/resume signal When set, the target starts in paused mode; if the optional r is provided, it starts in resumed mode -F {on off} specify following descendant processes -A {on off copy} specify archiving of load-objects; default is on specify periodic sampling interval (secs.) -S <interval> specify experiment size limit (MB.) -L <size> -l <signal> specify signal for samples -o <expt> specify experiment name -d <directory> specify experiment directory -g <groupname> specify experiment group -v print expanded log of processing -R show the README file and exit -V print version number and exit Default experiment: expt name = test.1.er clock profiling enabled, 10.007 millisec. descendant processes will not be followed periodic sampling, 1 secs. experiment size limit 2000 MB. experiment archiving: on data descriptor: "p:10007;S:1;L:2000;A:1;" host: `hpc', cpuver = 1002, ncpus = 2, clock frequency 750 MHz.

......... etc

see the collect.1 man page for more information

Tunina

Performance
Tuning
81Start the Analyzer



Assume you have used "collect" to run one or more performance experiments




Now, start the analyzer and load the experiment(s) you're interested in:



You can also load the experiment(s) directly

% analyzer "exp_name(s)"



Within the analyzer, experiments can also be dropped and reloaded

Performance Main Analyzer Window



Ē	ile <u>V</u> iew	Timeli	ne	Se	elected Function/Load	I-Object: calc_	r_lo	oop_on_neigh	bours	Help
	ш́Ш I					t:		- 66 🥸		
	Disaster Bight Hittering, Statistics Experiments								Event Legend	
		nctions		Calle	ers-Callees	Source		Data t	or Selected Function/L	oad-Object:
	///坦//UBBN	u AAA AAA	IIII MUUSer	🚊 Wall	Name			Name:	calc_r_loop_on_neig	hbours
	₹ (sec.)	(%)	CPU (sec.)	(sec.)				C Address:	2:0x00003560	
				123.670	(Total)		-	Size:	144	
	113.870				calc_r_loop_on_ne	eighbours	333			
	0.860	0.7	115.420		calc r				lyzer_70/pinwheel/s	
	0.700	ο.σ	1.410	0.710	doprnt			Object File:	er_70/pinwheel/src/	pinwheel_base_16.
	0.450	0.4	0.990	0.500	init_visual_input_on_V1			oad Object:	<pinwheel_ser.exe></pinwheel_ser.exe>	
	0.290	0.2	0.290	1.890	_write			gled Name:		
	0.170	0.1	0.170		round_coord_cyclic			Aliases:		
	0.150	0.1	0.450		k_double_to_ded	cimal				
	0.120	0.1	0.120		arint_set_n			F	Process Times (sec.) / C	Counts
	0.080	0.1	0.080		_realbufend				🖳 Exclusive	🖧 Inclusive
	0.080	0.1	0.630 0.360		fconvert			User CPU	113.870 (96.9%)	113.870 (96.9%
	0.080	0.1	0.360		printf double_to_decimal			Wall	: 118.070 (95.5%)	118.070 (95.5%
	0.060	0.1	1.190		fprintf	•		Total LWP		
	0.050	0.0	0.200		init variables lo	oop on neighb	。			·
	0.040	0.0	0.040					System CPU	: 3.970 (75.6%)	3.970 (75.6%
	0.040	0.0	0.040	0.040	four_digits_qui	ick		Wait CPU	: 0.160 (76.2%)	0.160 (76.2%
	0.040	0.0	0.040	0.050	мемсру			t Page Fault	: 0. (0.%)	0. (0.%
	0.030	0.0	0.130		double_to_digit			Page Fault	: 0.070 (100.0%)	0.070 (100.0%
	0.030	0.0	0.030		libmoptrem_pi	i o 2		: II		
	0.030	0.0	0.030	0.030	calc_distancel		-	Other Wait	: 0. (0. %)	0. (0.%
								▲ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■		

Tuning

Information On Experiment(s)



File View Timeline	Selected Function/Load	I-Object: calc_r_ld	oop_on_neighb	ours	<u>H</u> elp		
i II II II		Find Text:	[- 66 🧐			
Disassembly Timeline	Statistics Experiments		Summary 🗈	vent Legend			
Functions		Source	Data fo	r Selected Function/Lo	ad-Object:		
	d2/ruudp/Archive2/kraktoa/current/bin//Y		Name: c	alc_r_loop_on_neigh	ibours		
<ld.so.1> (/usr/li</ld.so.1>	-		C Address: 2	:0x00003560			
libcollector.so>	(/d2/ruudp/Archive2/kraktoa/current/bin/.	./YNH/bin//lib/dbx	Size: 1	44			
<pre>libc.so.1> (/usr.</pre>	,		Source File: 1	yzer_70/pinwheel/s:	c/pinwheel_base.		
libdl.so.1> (/us No stabe inf	r/lib/libdl.so.1) ormation in /mnt/home/ruudp/SunTune/E:	ramples New/anal	Object File: e	r_70/pinwheel/src/p	pinwheel_base_16.		
	(/usr/platform/SUNW,Ultra-2/lib/libc_psr.s	1995	oad Object: <pinwheel_ser.exe></pinwheel_ser.exe>				
No stabs inf	ormation in /mnt/home/ruudp/SunTune/E:	xamples_New/analy	gled Name:				
🌳 🖂 /mnt/home/ruudp/	SunTune/Examples_New/analyzer_70/pir	wheel/pinwheel.se	Aliases:				
Target command:	: "./bin/pinwheel_ser.exe init0"		Pr	ocess Times (sec.) / C	ounts		
	, ppid 5286, pgrp 5286, sid 28601			🖳 Exclusive	🖧 Inclusive		
	Forte Developer 7 Performance Analyze	er 7.0 Dev 2001/09/	User CPU:	113.870 (96.9%)	113.870 (96.9%		
	SunOS 5.8 ', page size 8192 ed Sat Jun 22 11:30:02 2002		Wall:	118.070 (95.5%)	118.070 (95.5%		
			Total LWP:	118.070 (95.5%)	118.070 (95.5%		
Data collection pa	arameters:	888	System CPU:	3.970 (75.6%)	3.970 (75.6%		
	interval = 10 millisecs.		Wait CPU:	0.160 (76.2%)	0.160 (76.2%		
Periodic samplin	ng,1 secs.		t Page Fault:	0. (0.%)	0. (0. %		
			a Page Fault:	0.070 (100.0%)	0.070 (100.0%		
Error/Warning Logs:	******		Other Wait:	0. (0.%)	0. (0. %		
1					00000000000000000000000000000000000000		

Performance

83

Statistics



🏽 🔟 🔟					Find Text:	- & ?		
Functions	Callers-Callees	Source	Disassembly	Time	line Statistics Experiments		Summary E	zent Legen
🌳 📑 Experi							Data fo	r Selected F
¶- 🗖 < S	ium across selected (•					Name: c	alc_r_loop
		E	xecution statis	tics f	or entire program:		C Address: 2	:0x0000356
	Start Ti	me:	N/A		Minor Page Faults:	0	Size: 1	44
	End Ti	me:	N/A		Major Page Faults:	0	Source File: 1	yzer_70/pi
	Duration (se	ec): 1	.23 .66 8		Process swaps:	0	Object File: e	r_70/pinwh
					Input blocks:	0	oad Object: <	pinwheel_s
	Process Times (se				Output blocks:	47	gled Name:	
	User C	_	.19.235 (96.		Messages sent:	0	Aliases:	
	System C			6%)	Messages received:	0	Pr	ocess Time:
	Wait C			58)	Signals handled:	12313		🖳 Excl
	Text Page Fa			8)	Voluntary context switches:	23	User CPU:	113.870
	Data Page Fa			18)	Involuntary context switches:	3825	Wall:	118.070
	Other W	fait:	0.596 (0.	58)	System calls:	68 95 6	Total LWP:	118.070
					Characters of I/O:	1657069	System CPU:	3.970
💁 🖂 /m	nt/home/ruudp/SunT	une/Exam	iples New/analyz	er 70/	pinwheel/pinwheel.ser.er		Wait CPU:	0.160
	·····		······································				t Page Fault:	ο.
) Page Fault:	0.070
							Other Wait:	ο.
								0000

Performance Tuning

Performance **Filters and Metrics Selection** 85



Experiments:	Samples: 1-124		All						
lyzer_70/pinwheel/pinwheel.ser.er	(100 % of total range: 1-124)								
	Threads: 1		AII						
	(total ra	nge: 1-1)							
	LWPs: 1		AII						
	(total ra	nge: 1-1)							
	Enable All	Disal	ole All						
Sele Clea Rev	Enable Selected	Disable	Metrics Visible	Sort So	urce and	Niea	eeembh		
Filter data	OK Apply	Default			Exclusiv			r Inclusiv	re
			User CP		Value	%		Value	%
			User CP Wa						
			Total LW						
			System CP						
			Wait CP						
			Text Page Fau Data Page Fau						
			Other Wa						
			Siz			,			,
			PC Addres	s					
Note: Favourite metric can be saved				Se	elec		ata	WUD.	
can be saved				ок	Ар	- AL	n East	41	
				Un	ALL	JIV 😎 🗆		е 🗆 🤜	10 IO S

Callers-Callees Information



ш́Ш I	<u>T</u> imelir				on/Load-Ol	Find Te	-	- 6		<u>H</u> e
Functions	Caller	s-Callees Sourc	e Disase	sembly	Timeline	Statistics	Experiments	Summa	ary Event Legens	1
‡≣ User	СРИЛЛ	User CPU	🖧 User CPU	‡≣ Wal	l 📙 🖳 Wall	I Name		Data fo	or Selected Functio	on/Load-Object:
(sec.)	(%)	₹ (sec.)	(sec.)	(sec.)	(sec.)			lame: d	calc_r	
115.420	100.0	0.010	117.33 0	120.95	0 0.01	0 do_movi	ng_grating	Iress:	2:0x00003254	
								Size:	780	
								File: 1	lyzer_70/pinwhee	l/src/pinwhee
								t File: e	er_70/pinwheel/s	rc/pinwheel_k
								bject:	<pinwheel_ser.ex< td=""><td>(e></td></pinwheel_ser.ex<>	(e>
								lame:		
								ases:		
									rocess Times (sec	.) / Counts
									rocess Times (sec 県 Exclusive	
0.860	0.7	0.860	115.420	0.88	o o.88	0 calc_r			🖳 Exclusive	
0.860		0.860	115.420	0.88	0 0.88 0 118.07	0 calc_r 0 calc_r_	loop_on_neighbo	P	유 Exclusive 0.860 (0.	🖧 Inc
0.8 <i>6</i> 0	0.7 98.7	0.8 <i>6</i> 0 1	115.420 113.870	0.88	0 0.88 0 118.07 0 0.08	0 calc_r		PI r CPU:	⊈, Exclusive ০.৪১০ (০. ০.৪৪০ (০.	7%) 115.420
0.860 113.870 0.360	0.7 98.7 0.3	0.860 1 113.870 1 0.080	115.420 113.870 0.360	0.88 118.07 0.37	0 0.88 0 118.07 0 0.08	0 calc_r 0 calc_r_ 0 printf		r CPU: Wall:	R Exclusive 0.860 (0. 0.880 (0. 0.880 (0.	Hinc 7%) 115.420 7%) 120.950
0.860 113.870 0.360	0.7 98.7 0.3	0.860 1 113.870 1 0.080	115.420 113.870 0.360	0.88 118.07 0.37	0 0.88 0 118.07 0 0.08	0 calc_r 0 calc_r_ 0 printf		r CPU: Wall: 11 LWP:	R Exclusive 0.860 (0. 0.880 (0. 0.880 (0. 0.010 (0.	Hinc 7%) 115.420 7%) 120.950 7%) 120.950
0.860 113.870 0.360	0.7 98.7 0.3	0.860 1 113.870 1 0.080	115.420 113.870 0.360	0.88 118.07 0.37	0 0.88 0 118.07 0 0.08	0 calc_r 0 calc_r_ 0 printf		r CPU: Wall: Il LWP: n CPU:	Exclusive 0.860 (0.880 (0.880 (0.010 (0.010 (Hinc 7%) 115.420 7%) 120.950 7%) 120.950 2%) 5.090
0.860 113.870 0.360	0.7 98.7 0.3	0.860 1 113.870 1 0.080	115.420 113.870 0.360	0.88 118.07 0.37	0 0.88 0 118.07 0 0.08	0 calc_r 0 calc_r_ 0 printf		r CPU: Wall: II LWP: n CPU: it CPU:	R Exclusive 0.860 (0. 0.880 (0. 0.880 (0. 0.010 (0. 0.010 (4. 0. 0.	Hinc 7%) 115.420 7%) 120.950 7%) 120.950 2%) 5.090 8%) 0.170
0.860 113.870 0.360	0.7 98.7 0.3	0.860 1 113.870 1 0.080	115.420 113.870 0.360	0.88 118.07 0.37	0 0.88 0 118.07 0 0.08	0 calc_r 0 calc_r_ 0 printf		r CPU: Wall: Il LWP: n CPU: it CPU: Fault:	Exclusive 0.860 (0.880 (0.880 (0.010 (0.010 (0.010 (0.010 (0.010 (Incl 7%) 115.420 7%) 120.950 7%) 120.950 2%) 5.090 8%) 0.170 %) 0.

Performance Tuning

Performance From Source Line



<u>File View</u>	Timeli	ne	S	elected Function/Load-Object: calc_r_loop_on_neighbours
<u>í</u> 🖽 🖽			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Find Text:
Functions	Caller	rs-Callee		Disassembly Timeline Statistics Experiments
県 User ((sec.)	CPU (%)	品 User CPU (sec.)	果 Wall (sec.)	Source File: /mnt/home/ruudp/SunTune/Examples_New/analyzer_70/pinwheel/src/pi Object File: /mnt/home/ruudp/SunTune/Examples_New/analyzer_70/pinwheel/src/pi Load Object: <pinwheel_ser.exe></pinwheel_ser.exe>
0.140	0.1	0.140	0.160	<pre>Loop below collapsed with loop on line 956 957. for (xl = 0; xl < NFOSITIONS_X; xl++) { 958. h[yl][xl] = 0.0; 959. } 960. } 961. 962. loop_siz = NFOSITIONS_Y; 963. 964. /* #pragma parallel local(yl,xl) shared(loop_size,xl,h,Vl,g,T,beta_i: 965. #pragma pfor iterate(yl=0;loop_size;l) */</pre>
		xpens emen		966. /* Start of teskloop RvdP/Sun*/ 967. 968. /* 969
		1		970. Replac Note the compiler message
		•		974. */ 975. 976. #pragma omp parallel for default(none) \ 977. private(yl,xl) shared(h,Vl,g,T,beta_inv,beta)
o.	ο.	ο.	ο.	978. for (y1 = 0; y1 < NPOSITIONS_Y; y1++) {
0.010	0.0	0.010	0.010	979. for (x1 = 0; x1 < NPOSITIONS_X; x1++) {
0.060	0.1	113.930	0.060	
0.180	0.2	0.180	0.180	981. h[y1][x1] += V1[y1][x1].I;
• 2000000000000000000000000000000000000	000000000000			

Tuning

Performance Tuning 88


Down To The Instruction Level !



_ 11 11 1					Fin	d Text:	✓ & 000	
unctions	Caller	s-Callees		isassembly Tr	neline Statis	tics Exper	iments	
畁, User	CPU	유 User CPU	県 Wall				une/Examples_New/analyzer_70/pinwheel/sro une/Examples_New/analyzer_70/pinwheel/sro	
(sec.)	(%)	(sec.)	(sec.)	Load Object:				
				1047.	next p = r	ext p->ne:	xt) {	
				1048. h[trength * Vl[next p->y][next p->x].r;	
0.010	0.0	0.010	0.010	[1048]	13590:	ld	[%g3 + 8], %gl	
ο.	ο.	ο.	ο.	[1042]	13594:	sethi	%hi(0x40c00), %g4	
ο.	ο.	ο.	ο.	[1046]	13598:	211	%o0, 7, %o0	- 1
ο.	ο.	ο.	ο.	[1042]	1359c:	add	%g4, δδ4, %o4	
0.020	0.0	0.020	0.020	[1042]	135 a0:	sethi	%hi(0x42c00), %g5	- 1
ο.	ο.	ο.	ο.	[1046]	135 a 4:	add	€o5, €o4, €g4	
ο.	ο.	ο.	0.010	[1046]	135 a 8:	ldd	[%g4 + %o0], %f6	
ο.	ο.	ο.	ο.	[1042]	135ac:	add	%g5, 800, %g5	- 1
4.620	3.9	4.620	4.750	[1048]	135b 0:	ld	[%sg3 + 4], %sg2	- 1
33 .950	28.9	33.950	35.300	[1048]	135b4:	211	€gl, 4, €gl	
0.420	0.4	0.420	0.420	[1048]	135b8:	ldd	[%g3 + 16], %f2	- 1
δ.740	5.7	δ.740	6.920	[1048]	135bc:	add	%g2, %gl, %ol	
4.080	3.5	4.080	4.290	[1048]	135c0:	211	%ol, 5, %o2	
3.840	3.3	3.840	3.960	[1048]	135c4:	add	\$g5, %o2, %o3	
3. 620	3.1	3.620	3.81 0	[1048]	135c8:	ldd	[%o3 + 16], %f0	- 1
30.970	26.3	30.970	31.950	[1048]		fmuld	%f2, %f0, %f4	
12.380	10.5	12.38 0	12.910	[1048]		faddd	%fő, %f4, %fő	
ο.	ο.	ο.	ο.	[1048]	135d4:	std	%fδ, [%g4 + %o0]	
4.230	3.6	4.230	4.430	[1048]	135d8:	ld	[%g3], %g3	
7.580	δ.4	7.580	7.830	[1048]	135dc:	cmp	%g3, O	
ο.	ο.	ο.	ο.	[1048]	135e 0:	bne, a, pt		
0.560	0.5	0.560	0.580	[1048]	135e4:	ld	[%g3 + 8], %gl	
0.080	0.1	0.080	0.090	[1048]	135e8:	jmp	%o7 + 8	
ο.	ο.	ο.	ο.	[1048]	135ec:	nop		- I.

Performance **Timeline Overview**





RvdP/V1.0

Tuning


89

Application Performance Tuning - An Overview

Copyright©2003 Sun Microsystems

Performance **Zoom In On Timeline**






Tuning

Timeline For A Parallel Program





Performance

91




Serial Optimization Techniques

Performance Tuning

Performance Who Does What? 93









Performance Tuning







Program
Instructions*

for (i=0; i<n; i++)</td>
0

{
...statements ...


}
2


y
4

5
4

Executed serially, this loop would need 6*n cycles to be run

> *) Assume each instruction takes 1 cycle to execute





Find a minimal value for II, such that the kernel part of the loop delivers an asymptotic speed of II cycles per loop iteration

Performance Tuning 98 About the II value*



Use the II value to judge the quality of the instruction scheduling

□ Care should be taken when considering the II value:

- It is a <u>theoretical</u> (static) estimate by the compiler
- Memory is assumed to be "close by"
- Other factors, like a TLB miss, are not taken into account
- □ One should not expect to measure a performance based on the II value across <u>all</u> memory footprints

*) The II value is also called "Steady-State Cycle Count"


Performance Modulo Scheduling at work 99



□ The Modulo Scheduler tries to:

- Exploit the superscalar architecture
- Hide the instruction latencies:

```
for (i=0; i<n; i++)</pre>
  sum += x[i]*y[i];
```






Fragment from an assembly listing (US-II):

Initiate	Finish	Instruction
18	26	ld [%o2],%f24
18	19	add %00,5,%00
18	19	add %02,20,%02
1.8		£muls%£8.,.%£16.,.%£22
19	19	cmp %00,%04
19	27	ld [%o1],%f8
19	20	add %01,20,%01
<u>1</u> 9	22	fadds %f21,%f18,%f18
		fmuls_%f6,%f14,%f21
20	28	ld [%o2-16],%f16
21	29	ld [%01-16],%f6
21	24	fadds %f20,%f22,%f22



Sup microsystems take it to the nth



Performance Tuning

101

Loop Based Optimizations

Tuning 102 Cache Line Utilization




Two Key Rules - Maximize

- Spatial Locality Use all data in one cache line
 - This strongly depends on the storage of your data and the access pattern(s)
- Temporal Locality Re-use data in a cache line
 - This mainly depends on the algorithm used

Performance **Cache line re-use** 103





Performance Tuning 104

Loop Interchange



- All 3 matrices are accessed over the columns first
- In C, this is the wrong access order
- Interchanging the loops will solve the problem
- In Fortran, the situation is reversed:
 - column access is okay
 - row access is bad


Compiler Output



Options: -fast -xdepend -xrestrict

Loop below interchanged with loop on line 6
Loop below pipelined with steady-state cycle
count = 2 before unrolling
Loop below unrolled 4 times
Loop below has 2 loads, 1 stores, 3 prefetches,
1 FPadds, 0 FPmuls, and 0 FPdivs per iteration
5. for (j=0; j<n; j++)</pre>

```
Loop below interchanged with loop on line 5
6. for (i=0; i<m; i++)
7. a[i][j] = b[i][j] + c[i][j];
```





Compiler Output




Options: -fast -xdepend -xrestrict -xvector

```
Loop below fissioned into 2 loops
Loop below interchanged with loop on line 11
Loop below strip-mined
Loop below transformed to use calls to vector intrinsic vexp
Loop below pipelined with steady-state cycle count = 3 before
unrolling
Loop below unrolled 4 times
Loop below has 2 loads, 1 stores, 0 prefetches, 1 FPadds, 1 FPmuls,
and 0 FPdivs per iteration
            for (j=0; j<n; j++)</pre>
     8.
     9.
               c[j] = exp(j/n);
    10.
Loop below interchanged with loop on line 8
    11.
               for (i=0; i<m; i++)</pre>
    12.
                  a[i][j] = b[i][j] + d[i]*e[j];
    13.
            }
```

Performance Tuning 108

Loop Fusion - Example





In such a case, some iterations will have to be 'peeled' off



- In the second loop, a[i] will no longer be in the cache
- Fusing the loops will ensure a[i] is still in the cache when needed

_	(i=0; i <n; i++)<="" th=""></n;>
{	
	a[i] = 2 * b[i];
	c[i] = a[i] + d[i];
}	




Compiler Output



Options: -fast -xdepend -xrestrict

```
Loop below fused with loop on line 8
Loop below pipelined with steady-state cycle count = 2
before unrolling
Loop below unrolled 8 times
Loop below has 2 loads, 2 stores, 8 prefetches, 1 FPadds,
1 FPmuls, and 0 FPdivs per iteration
6. for (i=0; i<n; i++)
7. a[i] = 2 * b[i];
Loop below fused with loop on line 6
8. for (i=0; i<n; i++)
9. c[i] = a[i] + d[i];</pre>
```





Through unrolling, the loop overhead ('book keeping') is reduced

<pre>for (i=0; i<n; +="" 4<="" a="" a[i]="b[i]" c[i];="" factor="" i++)="" is="" loop="" of="" pre="" unrolled="" with=""></n;></pre>	Addresses : 3 Loads : 2 Stores : 1 FP Adds : 1 I=I+1 Test I < N ? Branch	Work: 4 Overhead: 9
<pre>for (i=0; i<n; +=""]=""];<="" a[i="" c[i="" i+="4)" pre="" {=""></n;></pre>	Addr. incr: 3 Addresses : 3 Loads : 8 Stores : 4	<i>Work: 16</i>
<pre>a[i+1] = b[i+1] + c[i+1]; a[i+2] = b[i+2] + c[i+2]; a[i+3] = b[i+3] + c[i+3]; }</pre>	FP Adds : 4 I=I+4 Test I < N ? Branch	Overhead: 9
<pre><clean-up loop=""></clean-up></pre>	Addr. incr: 3	


Note: the amount of addressing needed in reality is less

Compiler Output




Options: -fast -xdepend -xrestrict

```
Loop below pipelined with steady-state cycle count = 2
before unrolling
Loop below unrolled 4 times
Loop below has 2 loads, 1 stores, 3 prefetches, 1 FPadds,
0 FPmuls, and 0 FPdivs per iteration
6. for (i=0; i<n; i++)
7. a[i] = b[i] + c[i];</pre>
```




- Advantage:
 - c[j] is re-used 3 more times (temporal locality)
- Deeper unrolling, say 8, requires more fp registers (17 instead of 9), but improves re-use of c[j]




Unroll and Jam





Performance **Loop Blocking - Example** 116






- Loop interchange will not help here:
 - Role of 'a' and 'b' will only be interchanged
- Change of programming language won't help either
- Unrolling the i-loop can be beneficial, but requires more registers and doesn't address TLB-misses
- Loop blocking achieves good memory performance, without the need for additional registers

Performance **Loop Blocking - Example** 117




Blocking and interchanging the I-loop

for(i1=0; i1<n; i1+=nbi)</pre> for (j=0; j<n; j++)</pre> for (i2=0;i2<MIN(n-i1,nbi);i2++)</pre> b[j][i1+i2] = a[i1+i2][j];



- Parameter 'nbi' is the blocking size
- Should be chosen as large as possible
- Actual value depends on the cache to block for:
 - L1-cache
 - L2-cache
 - V TLR





Sup microsystems take it to the nth



Performance Tuning


118

Performance
Tuning
119What is parallelization ?



- Parallelization is simply another optimization technique to get your results sooner
- □ To this end, more than one processor is used to solve the problem
- □ The "elapsed time" (also called wallclock time) will come down, but the <u>total</u> CPU time will probably go up
- The latter is a difference with serial optimization, where one makes better use of <u>existing</u> resources i.e. the cost will come down

Sup microsystems take it to the nth




Performance Tuning

120

The Name Of The Game





An attempt to give you a sort of definition:

"Something" is parallel if there is a certain level of independence in the order of operations

"Something" can be:


- A collection of program statements
- An algorithm
- A part of your program
- The problem you're trying to solve



What is a thread?



- Loosely said, a thread consists of a series of instructions with it's own program counter (PC) and state
- A parallel program will execute threads in parallel
- These threads are then scheduled onto processors



Performance **Parallel Overhead** 123



□ The total CPU time may exceed the serial CPU time:

- The newly introduced parallel portions in your program need to be executed
- Processors need time sending data to each other and synchronizing ("communication")


Often the key contributor, spoiling all the fun

□ Typically, things also get worse when increasing the number of processors

Efficient parallelization is about minimizing the communication overhead


Performance Communication






Tuning

124




Dilemma





Performance **About scalability** 127





In some cases, S(P) will exceed P

This is called "superlinear" behaviour

Don't count on this to happen though

- Define the speed-up S(P) as S(P) := T(1)/T(P)
- The efficiency E(P) is defined as E(P) := S(P)/P
- In the ideal case, S(P)=P and E(P)=100%
- Unless the application is embarrassingly parallel, S(P) will start to deviate from the ideal curve
- Past this point P_{on}, the application will get less and less benefit from adding processors
- Note that both metrics give no information on the actual run-time
- As such, they can be dangerous to use

Performance Amdahl's Law 128



Assume our program has a parallel fraction "f"

This implies the execution time T := f*T + (1-f)*T

On P processors: $T(P) = (f/P)^{T} + (1-f)^{T}$

Amdahl's law:

$$S(P) := T / T(P) = 1 / (f/P + 1-f)$$


Comments:

This "law' describes the effect that the non-parallelizable part of a program has on scalability

Solution Note that the additional overhead caused by parallelization and speed-up because of cache effects are not taken into account

Performance Amdahl's law 129





- It is easy to scale on a small number of processors
- Scalable performance however requires a high degree of parallelization i.e. f is very close to 1
- This implies that you need to parallelize that part of the code where the majority of the time is spent
- Use the performance analyzer to find these parts

Performance **Amdahl's Law In Practice** 130



We can estimate the parallel fraction "f"

Recall:
$$T(P) = (f/P)^{T} + (1-f)^{T}$$

It is trivial to solve this equation for "f":

$$f = (1 - T(P)/T)/(1 - (1/P))$$

Example:

= 100 and T(4)=37 => S(4) = T/T(4) = 2.70Т f = (1-37/100)/(1-(1/4)) = 0.63/0.75 = 0.84 = 84%

Estimated performance on 8 processors is then:

```
T(8) = (0.84/8)*100 + (1-0.84)*100 = 26.5
S(8) = T/T(8) = 3.78
```






Consider: A = B +	C + D + E	
Serial Processing	I Parallel	Processing
	CPU 1	CPU 2
A = B + C	T1 = B + C	T2 = D + E
A = A + D	T1 = T1 + 3	Т2
$\mathbf{A} = \mathbf{A} + \mathbf{E}$		

Numerical Results

- The roundoff behaviour is different and so the numerical results may be different too
- This is natural for parallel programs, but it may be hard to differentiate it from an ordinary bug

Sup microsystems take it to the nth




Performance Tuning

Performance **Cache line modifications** 133







Performance **Cache Organization** 134



- □ A cache contains a partial image of memory
- □ If data gets modified, the state of that data changes
- This has to be made known to the system
- Two popular approaches are:
 - Write-through
 - Write-back


Performance Write-Through 135



Always flush a modified cache line back to a higher level in the memory hierarchy

• For example, write a modified line back from the L1 cache to main memory

□ In this way, the system will always know where to get the correct cache line from



Comments:


- Relatively simple to implement
- Easy to find the right copy
- May waste bandwidth though

Performance Tuning 136 Write-Back



□ Only write a modified cache line back if needed

- Capacity issue
- Other cache line maps onto existing line
- Other CPU needs this cache line



Comments:

- Minimizes cache traffic
- Need to keep track of status though
- The mechanism to do this is called <u>cache coherency</u>

Performance Caches in an MP system 137




Tuning

- □ A cache line starts in memory
- Over time multiple copies of this line may exist

Cache Coherency ("cc"):


- Tracks <u>changes</u> in copies
- Makes sure correct cache line is used
- Different implementations possible
- Need hardware to make it efficient



Performance Cache Coherency ("cc") 138



- Needed in a write-back cache organization
- Keeps track of the status of cache lines
- This is called the "state" information



□ The system uses signals ("coherency traffic") to update the status bits of cache lines

Cache Coherency is a very convenient feature to have

□ It makes it possible to build <u>efficient</u> shared memory parallel systems

Performance **Snoopy based cache coherence** 139




Also called "Broadcast" cache coherence

- All addresses sent to all devices
- Result of the snoop is computed in a few cycles

Advantages:

- Low latency in general
- Fast cache-to-cache transfers
- Disadvantage
 - Data bandwith limited by snoop bandwidth
 - Difficult to scale to a large number of processors



Tuning 140 Directory based cache coherence

- Also called SSM (Scalable Shared Memory)
- □ This is a point-to-point protocol
- Through a directory, the system keeps track which processor(s) are involved in a particular line

Address requests sent to specific caches only

Advantages:


- Bandwidth can be much greater
- Scalable to large processor count

Disadvantages

- Latency is usually longer and no longer uniform
- Slower cache-to-cache transfers
- Need to store the additional directory entries

Performance **Example SSM**





Tuning

141






142


Performance Shared Memory Model 143





About data





Performance

144

Tuning


You may not have realized this before, but in a shared memory parallel program your variables have a "label" attached to them:

Isible to you only □ Labelled "Private"

- Change made in local data, is not seen by others
- Example Local variables in a function that is executed in parallel
- ☞ Labelled "Shared"
 ✓ Visible to others
 - Change made in global data, is seen by all others
 - ✓ Example Global data


Performance **Distributed Memory Model** 145





Tunina

Sup microsystems take it to the nth



Performance Tuning

146








□ There is an on-going debate about labelling systems:

- It is hard to classify architectures in the first place
- Most systems share some characteristics, but not all
 - For example, when do we call a system cc-NUMA ?
 - Even a cache based workstation might qualify ...
- In the overview we're going to present, we will classify systems based on Main Memory:
 - Shared or Distributed ?
 - Can all processors access all of memory, or a subset only ?
 - Memory access time(s)

Performance **Uniform Memory Access (UMA)** 148





Pro

- Easy to use and to administer
- Efficient use of resources

Con

- Said to be expensive
- Said to be non-scalable


□ Also called "SMP" (Symmetric Multi **Processor**)

- Memory Access time is Uniform for all CPUs
- □ Interconnect is "cc":
 - Bus
 - Crossbar
- □ No fragmentation -Memory and I/O are shared resources




NUMA





Tuning Cluster of SMP nodes





□ Second-level interconnect is not cache coherent


• Ethernet, ATM, Myrinet,

U Hybrid Architecture with all Pros and Cons:

- UMA within one SMP node
- NUMA across nodes








□ Two-level interconnect:

- UMA/SMP within one system
- NUMA between the systems

□ Both interconnects support cache coherency i.e. the system is fully cache coherent

Has all the advantages ('look and feel') of an SMP

Downside is the Non-Uniform Memory Access time



Performance **Programming Models Revisited** 153



Architecture	Shared Memory Efficient ?	Distributed Memory Efficient ?
UMA/SMP	yes	yes (very !)
NUMA	no	maybe*
Cluster of SMPs	yes	maybe*
cc-NUMA	depends	yes

vOne can map any programming model onto any architecture

Making it efficient is the key problem to solve



Performance **Parallelizing an application** 154



The question whether an application is parallel, or not, has nothing to do with the programming model

Two possibilities (for the time consuming part):

• If parallel, decide on the programming model:

Message Passing

◆ Do It Yourself

Shared Memory


• Use the compiler

May need directives to assist the compiler

O If not parallel: Try to rewrite or change the algorithm and go back to step **0**

Performance Tuning 155





Shared Memory Parallelization

^{Performance} ^{Tuning} Shared Memory Programming



With the Shared Memory Programming Model, one can make good use of an auto-parallelizing compiler

□ Success, or failure, to do so depends on:


- Application area
- Coding style
- Quality of the compiler

One of the nice features of this programming model is the ability to "mix and match"

Get the compiler to do as much as possible

Assist the compiler through pragmas where needed

□ In this way, one can incrementally parallelize an application



Performance **Auto-parallelization** 158



□ The compilers are loop oriented:

- Every (nested) loop will be analyzed for data dependencies and parallelized if safe to do so
- Non-loop code fragments will not be analyzed !
- Note that one can have subtle interactions between loop transformations and parallelization
- Remember that compilers have limited knowledge about the application
- Check the parallelization messages with the -xloopinfo option and the er src command
- □ Use OpenMP directives/pragmas to override compiler behaviour

Performance Loop based parallelization




□ Loop based parallelization:

• Different iterations of the loop are executed in parallel

Same binary can be run on any number of processors

□ The order in which the iterations are executed is:



Tuning

159

Performance **Options For Parallelization** Tunina 160 take if to the n' Automatic parallelization by the compiler -xautopar (requires -xO3 or higher; includes -xdepend) Also parallelize reductions -xreduction (recommended to use -fsimple=2 for reductions) Parallelize an OpenMP application -xopenmp Allocate local data on stack -stackvar (Fortran only; In C local variables are always on the stack) Show parallelization messages on screen -xloopinfo

Tuning 161 Environment variables



OMP_NUM_THREADS <u>n</u>

Request <u>n</u> threads

- Not recommended to exceed the number of processors
- If the older variable PARALLEL is also set, the value should be equal
- SUN Performance Library
 - Checks for PARALLEL first. If not set, checks for OMP_NUM_THREADS to be set

SUNW_MP_WARN TRUE | FALSE Control printing of warnings

WARNING: The MT run-time library will not print warning messages by default

☞ Set this environment variable to TRUE to activate the warnings

Tuning 162 The parallel Performance Library

□ A Shared Memory Parallel version is available:

- Compiler and explicitly parallelized user code:
 - Link with -xparallel, -xautopar (or -xexplicitpar)
 - Uses spin lock
 - Fast, but may waste idle processors
 - May consider to set SUNW_MP_THR_IDLE

• Code with Posix/Solaris threads (not considered here):

Link with -mt

- Assumes system is shared among many tasks
- Uses threads library for synchronization


The number of threads is controlled through the OMP_NUM_THREADS (or PARALLEL environment variable)

Performance **Using The Compilers*** 163



User Code	Perf. Library	Compile	Link**
Serial	Parallel		-xautopar
Auto-Parallel	Parallel	-xautopar	-xautopar
OpenMP	Parallel	-xopenmp	-xautopar
Auto+OpenMP	Parallel	-xautopar <i>and</i> -xopenmp	-xautopar
Parallel	Serial***	-xautopar	-xautopar

- It is assumed that you compile and link with -fast as well (for good serial *) *performance*)
- Linking with -xautopar or -xparallel is equivalent **)
- By default you'll get the parallel version if you're in a serial region; use Sun ***) Perflib's routine "USE THREADS" to override the number of threads



Performance **Auto-Parallelization Example** 165




```
1 void mxv_row(int m, int n, double *a, double *b, double *c)
 2
 3
   int i, j;
 4
   double sum;
 5
 6
   for (i=0; i<m; i++)</pre>
 7
 8
      sum = 0.0;
 9
      for (j=0; j<n; j++)</pre>
10
        sum += b[i*n+j]*c[j];
11
       a[i] = sum;
12
% cc -c -fast -xrestrict -xautopar -xloopinfo mxv_row.c
 "mxv row.c", line 6: PARALLELIZED, and serial
              version generated
 "mxv_row.c", line 9: not parallelized, unsafe
              dependence (sum)
```

Tunina


Performance **The Performance** 166





Performance **The Sun Performance Library** 167





RvdP/V1.0


Solaris 9




Performance Tuning 169 About OpenMP



- □ The OpenMP programming model is a de-facto standard for <u>Shared Memory Programming</u>
- The approach chosen is based on the same informal way in which the Message Passing Interface (MPI) defacto standard was defined
- OpenMP provides a compact, but powerful model
- □ Languages supported: Fortran and C/C++
- □ We will now present an overview of OpenMP
- □ Many details will be left out
- For specific information, we refer to the OpenMP language reference manuals (http://www.openmp.org)





Performance Tuning 172

Components of OpenMP



Directives, pragmas	Runtime library	Environment variables
 Parallel regions 	 Number of threads 	 Number of threads
 Work sharing 	◆ Thread ID	 Scheduling type
 Synchronization 	• Dynamic thread	• Dynamic thread
 Data scope attributes 	adjustment	adjustment
🖙 private	 Nested parallelism 	 Nested parallelism
<i>∝ firstprivate</i>	◆ Timers	
Iastprivate	API for locking	
shared		
☞ reduction		
 Orphaning 		

The fork-join execution model is used






```
do i = 1, n
   z(i) = x(i) + y(i) This is a parallel loop
end do
do i = 1, n
   a(i) = b(i) + c(i) This is a parallel loop
end do
scale = sum(a(1:n)) + sum(z(1:n))
```

Performance **Parallelized with OpenMP**





Tunina

174

Performance Another OpenMP example 175




```
1 void mxv_row(int m, int n, double *a, double *b, double *c)
 2
 3
   int i, j;
 4
   double sum;
 5
 6
   #pragma omp parallel for default(none) \
 7
                private(i,j,sum) shared(m,n,a,b,c)
    for (i=0; i<m; i++)</pre>
 8
 9
      sum = 0.0;
10
11
      for (j=0; j<n; j++)</pre>
12
        sum += b[i*n+j]*c[j];
13
       a[i] = sum;
14
  ્ર
% cc -c -fast -xrestrict -xopenmp -xloopinfo mxv_row.c
 "mxv row.c", line 8: PARALLELIZED, user pragma used
"mxv row.c", line 11: not parallelized
```

Tunina

Performance **OpenMP Performance**





SunFire 6800 UltraSPARC-III Cu @ 900 MHz 8 MB L2-cache S1SCC 7.0 Solaris 9

Memory Footprint (KByte)

*) With the IF-clause in OpenMP this performance degradation can be avoided

Tuning

176

Performance Tuning 177

Pointers To More Information



Developer Portal http:/developer.sun.com

Compiler Collection Portal http:/developer.sun.com/prodtech/cc


Introduction on the memory hierarchy: http://www.sun.com/solutions/blueprints/1102/817-0742.pdf

How to compile on Sun:

http: //developer.com/tools/cc/articles/US3Cu/US3Cu.content.html

More information on Solaris and 64-bit: The "Solaris 7 64-bit Developer's Guide", part no 805-6250-10 (can be download from http://docs.sun.com)







Thanks !

Performance Tuning

Sup microsystems take it to the nth


The SunFire Server Architecture

Performance Tuning

179


Tuning 180 Shared Memory Architecture






Performance **Basic Building Block** 181





Tuning 182 The Simplified Big Picture






- The SMP model is preserved throughout product line
- Architectural details of the switch networks depends on Sun Fire model
- A hierarchical tree is used to build the interconnect
- Smaller systems, have less switch layers
- Largest system, the Sun
 Fire 15K, can have up to 106
 processors


Performance **A Hierarchical Tree** 183






Performance **Interconnect Levels** 184





Performance **Example - V880 WG Server**





Application Performance Tuning - An Overview


Copyright©2003 Sun Microsystems

Tuning

185

Performance **Example - SunFire 6800**






Tuning

186

Performance **System Board Set** 187







Performance **Slot 1 Boards** 188



PCI Assembly




MaxCPU Board



Three Centerplane Crossbars





Performance

189

Tuning 190 The Big Picture - SF15K



